You are here

CASES | About

CASES is a forum where researchers, developers and practitioners exchange information on the latest advances in compilers and architectures for high performance embedded systems. In addition to our core areas of technical interest including embedded system architectures, compilers and embedded systems software, memory architectures, architectures targeting power, reliability and security, and emerging application domains, we especially encourage papers that address architectural  synthesis  and  compiler techniques for heterogeneous and accelerator-rich architectures.

Areas of Interest

Previously unpublished papers containing significant novel ideas and technical results are solicited in the following areas:

Embedded Architectures:

GPU and accelerator architectures, Reconfigurable processors, FPGAs and extensible cores System-on-chip (SoC) architectures, Multi-core and many-core processors for embedded computing, On-chip communication architectures and networks-on-chip, 3D architectures, integration and synthesis and Embedded system design space exploration & methodology.

Compilers and Embedded Systems Software:

Compilation for reliability, power, performance, Static and dynamic execution time analysis, Specification of embedded systems, Compiler support for GPUs, FPGAs and heterogeneous systems.


Memory system architecture and management, Non-volatile and other emerging memory technologies, Scratchpad, smart caches and compiler controlled memories.

Power, Reliability and Security:

Secure architectures and hardware security, Modeling & online management of reliability, power, performance, Validation, verification & debugging of embedded software.

Emerging Application Domains:

Architectures/compilers for Internet of Things (IoT) platforms, Architectures/compilers for wearables and other small form factor devices, Cyber-physical systems architectures, Architectures for emerging nanoscale devices, Programmable microfluidics, Accelerators for data analytics and learning, Neuromorphic and cognitive computing.


The program committee will evaluate the technical contribution of each submission as well as its general accessibility to the CASES audience. Papers will be judged on significance, originality, and clarity. The paper must be organized so that it is easily understood by an audience with varied expertise. The paper should clearly identify what has been accomplished, why it is significant, and how it relates to previous work. As in the past, the program committee may elect to accept some papers for poster and/or short paper sessions.